u/EEJams

Dumb question about power transfer losses in PSSE

I'm doing a study where I'm breaking down some components and I got to thinking about something I've never really thought of before.

So I applied a contingency to look at the loading on a transmission line between two buses. I started making some calculations and discovered a few things.

I took the line loading and applied it to the rating. Then I did bus reports on the two buses on either end. What I noticed is that PSSE showed an MVA value exiting the "from" bus that was below the loading on the line applied to the rating of the line. In the bus report, it gives me a loss MW value and MVAR value that derives an MVA value that I assume to be heat losses. Adding this loss power to the power exiting the bus, it makes up the loading on the line applied to the rating on the line.

On the "to" bus, I saw another small drop of about 9 MVA. I'm assuming this is a power transfer loss of some type that is not quite associated with the heat losses of the line.

Initially, my assumption would have been that the % loading on the line would have been the power being transferred by the "from" bus and the power entering the "to" bus would have dropped by the heat losses from the line. This is not the case, so I'm looking for an explanation for this extra loss

Does anyone have any good information about the transfer losses between the two buses besides heat loss? I assume it could be some amount of power reflection due to impedance mismatching, but I'm really curious if anyone might know.

Ive been a power engineer for a little while, but never really formally studied power in school, so I'm sure I'm ignorant to some things. Thanks in advance!

reddit.com
u/EEJams — 5 days ago

Question about capacitor bank bus voltage deviations

I was wondering if anyone here has a general rule of thumb they follow for placing capacitors on a bus in an area that needs voltage support. I looked this up and found a guide from MISO where they recommend allowing no more than a 3% deviation per capacitor stage on a bus pre-contingency and no more than a 5% deviation per capacitor stage on a bus post-contingency. I'm curious to see what others have come across.

Thanks in advance!

reddit.com
u/EEJams — 14 days ago
▲ 47 r/Money

I just wanted to share that my net worth has just crossed over to positive for the first time in a little over a decade. I was led into student loans by my parents and I trusted their direction. I should have taken a lot more control over my situation. I told myself that I would learn all about money when I got my first full time job but there was no point until then.

I was in school for 6 years (2 degrees) and I started at 19 and finished at 25 with just under $90K of debt. Didn't get a really good job until 26 and educated myself on money at 27. I'm now 30 and I have $63K in debt (all student loans) and ~$65K between assets and cash.

I still feel like I'm catching up for a lot of missed time, but I'm on my way. My biggest regrets are fully listening to my parents blindly and not educating myself on money sooner. Also, 2 degrees was dumb and a time waster. I only use my engineering degree for money making purposes.

Anyways, I'm really excited as this has been a goal for me for a long time and I'm happy to see a lot of progress made.

reddit.com
u/EEJams — 18 days ago